Verify Account

UNIT-1
HARDWARE DESCRIPTION LANGUAGES
VHDL: Introduction to VHDL, Entity declaration, Architecture, Data-flow, Behavioral and structural style
ofmodelings, Datatypes, Dataobjects, configurationdeclaration, Package, Generic, Operatorsandidentifiers,
PROCESS,IF, CASE & LOOPstatements, VHDL libraries.
VERILOG HDL: Introduction to Verilog HDL, Data types, Data operators, Module statement, Wire statement,
If-elsestatement, Case-endcasestatement, Verilog syntax and semantics (qualitative approach)
UNIT-2
COMBINATIONAL LOGIC DESIGN: Parallel binary adder, Carry look ahead adder, BCD adder, Multiplexers
anddemultiplexers and their use in combinational logic design, ALU, Digital comparators, Parity generators,
Codeconverters, Priority encoders. (Qualitative approach of designing and modeling the mentioned
combinationallogiccircuits with relevant digital ICs using HDL)
UNIT-3
SEQUENTIAL LOGIC DESIGN: Registers, Applications of shift registers, Ripple or a synchronous counters,
Synchronous counters, Synchronous and a synchronous sequential circuits, Hazards in sequential circuits.
(Qualitative approach of designing and modeling the mentioned sequential logic circuits with relevant digital
ICs using HDL)
UNIT-4
COMBINATIONAL MOS LOGIC CIRCUITS: Introduction, MOS logic circuits with depletion nMOS loads:
Two-inputNOR gate, Generalized NOR structure with multiple inputs, Transient analysis of NOR gate, Twoinput NANDgate, Generalized NAND structure with multiple inputs, Transient analysis of NAND gate, CMOS
logic circuits:CMOS NOR2 gate, CMOS NAND2 gate, Complex logic circuits, Complex CMOS logic gates,
AOI and OAIgates, Pseudo-nMOS gates, CMOS full-adder circuit, CMOS transmission gates (Pass Gates),
Complementarypass-transistorlogic.
UNIT-5
SEQUENTIAL MOS LOGIC CIRCUITS: Introduction, behavior bistable elements, SR latch circuit, Clocked
latch andflip-flop circuits: Clocked SR latch, Clocked JK latch, Master-slave flip-flop, CMOS D-latch and Edgetriggeredflip-flop, Schmitt trigger circuit, Basic principlesof pass transistor circuits.